NEWS
HeteroPar will be held on August 27, 2024 (full day workshop) at the Universidad Carlos III in Madrid, Spain (collocated with Euro-Par 2024).
Welcome
The 22nd International Workshop on Algorithms, Models and Tools for Parallel Computing on Heterogeneous Platforms (HeteroPar 2024) will be held on August 27, 2024 as a full-day workshop at the Universidad Carlos III in Madrid, Spain.
For the 15th time, HeteroPar is organized in conjunction with the Euro-Par annual series of international conferences dedicated to the promotion and advancement of all aspects of parallel computing.
Workshop scope
Heterogeneity is emerging as one of the most profound and challenging characteristics of today's parallel environments. From the macro level, where networks of distributed computers composed of different node architectures are interconnected with potentially heterogeneous networks, to the micro level, where deeper memory hierarchies and different accelerator architectures are increasingly common, the impact of heterogeneity on all computing tasks is rapidly increasing. Traditional parallel algorithms, programming environments and tools designed for older homogeneous multiprocessors will at best achieve a small fraction of the efficiency and potential performance that we should expect from parallel computing in tomorrow's highly diverse and mixed environments. New ideas, innovative algorithms, and specialised programming environments and tools are needed to efficiently exploit these new and diverse parallel architectures. The workshop aims to provide a forum for researchers working on algorithms, programming languages, tools, and theoretical models aimed at efficiently solving problems on heterogeneous platforms.
Topics to be covered include but are not limited to:
-
Heterogeneous parallel programming paradigms and models
-
Languages, libraries, and interfaces for heterogeneous parallel programming models
-
Performance models and their integration into the design of efficient parallel algorithms for heterogeneous platforms
-
Parallel algorithms and scheduling for heterogeneous and/or hierarchical systems, including manycores and hardware accelerators (e.g. FPGAs, GPUs, AI accelerators)
-
Parallel algorithms for efficient problem solving on heterogeneous platforms (e.g. numeri- cal linear algebra, nonlinear systems, fast transforms, computational biology, data mining, artificial intelligence, multimedia)
-
Applications and software engineering for heterogeneous parallel systems
-
Algorithms, models and tools for energy and/or multi-objective optimization on heterogeneous platforms
-
Integration of parallel and distributed computing on heterogeneous systems
-
Experience of porting parallel software from supercomputers to heterogeneous platforms
-
Fault tolerance of parallel computations on heterogeneous platforms
-
Algorithms, models and tools for grid, desktop grid, cloud, and green computing that include heterogeneous computing aspect
Authors are encouraged to submit original, unpublished research or overviews on Algorithms, Models and Tools for Parallel Computing on Heterogeneous Platforms, namely addressing the topics referred above.
Paper submission
Authors notification: June 17, 2024
Camera Ready Deadline: July 1, 2024
Easychair submission page
Submission Guidelines: Authors are invited to submit papers electronically, through EasyChair. The papers should be submitted in PDF, following the Springer LNCS format . Paper length must not exceed 12 pages (including references). All submitted manuscripts will be checked for originality by Springer iThenticate (papers that show an insufficient originality might be rejected without a review).
Workshop Proceedings: Accepted papers that are presented at the workshop, will be published in a revised form in a special Euro-Par Workshop Volume in the Lecture Notes in Computer Science (LNCS) series after the Euro-Par conference.
Journal Special Issue: Authors of selected papers accepted for presentation at HeteroPar'2024 will be invited to submit a revised and extended version of their work to a special issue of Wiley's Concurrency and Computation Practice and Experience journal.
Keynote Speaker
Keynote speaker: José Cano
Title: Accelerating AI at the edge: the power of efficient hardware-software co-design
Abstract: Deep Neural Networks (DNNs) are increasingly a key component within Artificial Intelligence (AI) applications for a number of domains, including computer vision, natural language processing, and scientific computing. At the same time, executing DNN models on edge devices may allow secure computation and lower energy consumption and cost, but to become practical performance must improve dramatically. This is due to the significant demands introduced by emerging DNN models in terms of both memory and compute and the reduce availability of them in constrained edge devices. In this talk I will introduce the Glasgow Intelligent Computing Laboratory (gicLAB) and give an overview of our current and future research, with an emphasis on Hardware/Software co-design approaches to efficiently deploy and run AI/ML applications on constrained edge devices.
Short bio:
José Cano is an Associate Professor in the School of Computing Science at the University of Glasgow, where he leads the Glasgow Intelligent Computing Laboratory (gicLAB) within the Systems Research Section (GLASS) and is also deputy Head of GLASS. His research interests are in the broad areas of Computer Architecture, Computer Systems, Compilers, Machine Learning, and Security. His current research is mainly focused on Hardware/Software co-design approaches to efficiently deploy AI/ML applications on constrained edge devices. José is currently Principal Investigator at the University of Glasgow on the EU’s Horizon Europe project dAIEDGE, and Co-Investigator on the UKRI "Digital Security by Design" projects AppControl and Morello-HAT. He was Principal Investigator on the UK’s PETRAS project MAISE. He has obtained >£500K as a project PI, >£850K as a project Co-I, and >£75K from five personal grants.
José received his Ph.D. in Computer Science from Universitat Politècnica de València (Spain) in January 2012. After that he was a Postdoctoral Researcher in the Department of Computer Architecture at Universitat Politècnica de Catalunya (Spain) until December 2013. Then he joined the Institute for Computing Systems Architecture in the School of Informatics at The University of Edinburgh (UK) where he was a Research Associate between January 2014 and August 2018. He is a senior member of the IEEE and ACM research societies and a member of the HiPEAC, dAIEDGE and PETRAS networks of excellence.
Workshop Program
09:00 - 09:05 | Opening note: Enrique S. Quintana-Ortí, workshop co-chair |
Session A | |
09:05 - 10:00 | KEYNOTE: "Accelerating AI at the edge: the power of efficient hardware-software co-design
" José Cano University of Glasgow |
Coffee break Session B |
|
10:30 - 11:00 | "Computing DTWs on CPU, GPU and FPGA with SYCL" Cristian Campos, Rafael Asenjo, Javier Hormigo, and Angeles Navarro |
11:00 - 11:30 | "Challenging portability paradigms: FPGA acceleration using SYCL and OpenCL" Manuel de Castro, Roberto Osorio, Francisco J. Andújar, Rocío Carratalá-Sáez, Yuri Torres, and Diego R. Llanos |
11:30 - 12:00 | "Exploring the limits of cross-platform sparse tensor processing" Filipe Borralho, Leonel Sousa, and Aleksandar Ilic |
12:00 - 12:30 | "Containerization for heterogeneous and hybrid parallelism" Daniel Suárez, Francisco Almeida, Vicente Blanco, and Pedro Toledo |
Lunch break Session C |
|
13:30 - 14:00 | "A Chapel-based multi-GPU branch-and-bound algorithm" Guillaume Helbecque, Ezhilmathi Krishnasamy, Tiago Carneiro, Nouredine Melab, and Pascal Bouvry |
14:00 - 14:30 | "Accelerating scientific computing kernels by fusing the polyhedral and tensor compilers" Qingzhi Liu, Changbo Chen, and Hanwen Dai |
14:30 - 15:00 | "Element scheduling for GPU-accelerated finite-volumes computations" Franco Seveso, Ernesto Dufrechou, Pablo Ezzatti, and Gabriel Usera |
Coffee break Session D |
|
15:30 - 16:00 | "StarONNX: a dynamic scheduler for low latency and high throughput inference on heterogeneous resources" Olivier Beaumont, Jean-François David, Lionel Eyraud-Dubois, and Samuel Thibault |
16:00 - 16:30 | "Strategies for memory management improvement in deep learning algorithms for contrast enhancement of high-resolution radiological images" Daniel Alejandro Rodriguez Lopez, Daniel Sanderson, Javier García Blas, Manuel Desco, and Mónica Abella |
16:30 - 17:00 | "A practical survey on static task scheduling optimization approaches for heterogeneous architectures" Jonas Hollmann, Matthias Lüders, Jakob Arndt, Ioannis Kyriakopoulos, and Holger Blume |
17:00 - 17:10 | Workshop closing: Enrique S. Quintana-Ortí, workshop co-chair |
Contact Information
Enrique S. Quintana-Ortí
quintana@disca.upv.esDepartamento de Informática de Sistemas y Computadores
Universitat Politècnica de València
Spain
Manuel F. Dolz
dolzm@uji.esDepartament d'Enginyeria i Ciència dels Computadors
Universitat Jaume I de Castelló